Reg. No.:						
_						

Question Paper Code: X 67548

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2020 Sixth Semester

Electronics and Communication Engineering CS 1358 – COMPUTER ARCHITECTURE

(Common to Seventh Semester-Electrical and Electronics Engineering)

Time : Three Hours (Regulations 2008) Maximum : 100 Marks

Answer ALL questions

PART - A (10×2=20 Marks)

(8)

- 1. Give the sequence of micro operations associated with push and pop operation.
- 2. Show the block diagram of the hardware that implements the following register transfer statement $yT_9: R_9 \leftarrow R_1, R_1 \leftarrow R_9$.
- 3. What is meant by fast adder?
- 4. Fast Multiplication techniques speed up the multiplication operation. How?
- 5. Define the bussess designed in a processor.
- 6. What are the advantages of pipelining?
- 7. Draw the SRAM cell diagram.
- 8. What is the need to include the cache memory?
- 9. Differentiate Isolated IO and Memory Mapped IO.
- 10. What is SCSI?

PART – B (5×16=80 Marks) 11. a) i) With a neat block diagram explain the basic operational concepts. (8) ii) Explain what is Big – Endian and Little – Endian. (8) (OR) b) i) What are the different bus structures available? Describe it. (8)

ii) Describe the different addressing modes with example.



12.	a)	,	With flowchart, necessary block diagram, explain the arithmetic and subtraction operation's algorithm. Discuss in detail about Booth multiplication algorithm.	(8) (8)
			(OR)	
	b)	,	Explain in detail about division algorithm. Derive an algorithm for evaluating the square root of binary fixed point	(8)
			number.	(8)
13.	a)	ŕ	Draw and explain the block diagram of a Simple Processor model with Single-bus organization of the datapath inside a processor. Briefly describe the Hardwired Control unit organization with a neat block diagram.	(10) k (6)
			(OR)	
	b)		rite detailed notes on Instruction Hazards caused by Unconditional ranches.	(16)
14.	a)		Describe the construction and working of a typical semiconductor ROM. Discuss the performance consideration for cache memories.	(8) (8)
			(OR)	
	b)		Explain the need and role of cache memories in computers. What are the requirements for memory management? Explain any one	(7)
		11)	memory management technique in detail.	(9)
15.	a)		Tith neat diagrams explain the Connection of I/O Bus to CPU and Connection I/O Bus to One Interface. (OR)	
	1.			
	b)	E	xplain Direct Memory Access with a neat block diagram.	